boot.h Source File

AVR Libc Home Page |  | AVR Libc Development Pages
Main Page | User Manual | Library Reference | FAQ | Alphabetical Index | Example Projects

boot.h
Go to the documentation of this file.
1 /* Copyright (c) 2002,2003,2004,2005,2006,2007,2008,2009 Eric B. Weddington
2 All rights reserved.
3
4 Redistribution and use in source and binary forms, with or without
5 modification, are permitted provided that the following conditions are met:
6
7 * Redistributions of source code must retain the above copyright
8 notice, this list of conditions and the following disclaimer.
9 * Redistributions in binary form must reproduce the above copyright
10 notice, this list of conditions and the following disclaimer in
11 the documentation and/or other materials provided with the
12 distribution.
13 * Neither the name of the copyright holders nor the names of
14 contributors may be used to endorse or promote products derived
15 from this software without specific prior written permission.
16
17 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
18 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
21 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
22 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
23 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
24 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
25 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
26 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
27 POSSIBILITY OF SUCH DAMAGE. */
28
29 /* $Id: boot.h 2102 2010-03-16 22:52:39Z joerg_wunsch $ */
30
31 #ifndef _AVR_BOOT_H_
32 #define _AVR_BOOT_H_ 1
33
34 /** \file */
35 /** \defgroup avr_boot <avr/boot.h>: Bootloader Support Utilities
36 \code
37 #include <avr/io.h>
38 #include <avr/boot.h>
39 \endcode
40
41 The macros in this module provide a C language interface to the
42 bootloader support functionality of certain AVR processors. These
43 macros are designed to work with all sizes of flash memory.
44
45 Global interrupts are not automatically disabled for these macros. It
46 is left up to the programmer to do this. See the code example below.
47 Also see the processor datasheet for caveats on having global interrupts
48 enabled during writing of the Flash.
49
50 \note Not all AVR processors provide bootloader support. See your
51 processor datasheet to see if it provides bootloader support.
52
53 \todo From email with Marek: On smaller devices (all except ATmega64/128),
54 __SPM_REG is in the I/O space, accessible with the shorter "in" and "out"
55 instructions - since the boot loader has a limited size, this could be an
56 important optimization.
57
58 \par API Usage Example
59 The following code shows typical usage of the boot API.
60
61 \code
62 #include <inttypes.h>
63 #include <avr/interrupt.h>
64 #include <avr/pgmspace.h>
65
66 void boot_program_page (uint32_t page, uint8_t *buf)
67 {
68 uint16_t i;
69 uint8_t sreg;
70
71 // Disable interrupts.
72
73 sreg = SREG;
74 cli();
75
76 eeprom_busy_wait ();
77
78 boot_page_erase (page);
79 boot_spm_busy_wait (); // Wait until the memory is erased.
80
81 for (i=0; i<SPM_PAGESIZE; i+=2)
82 {
83 // Set up little-endian word.
84
85 uint16_t w = *buf++;
86 w += (*buf++) << 8;
87
88 boot_page_fill (page + i, w);
89 }
90
91 boot_page_write (page); // Store buffer in flash page.
92 boot_spm_busy_wait(); // Wait until the memory is written.
93
94 // Reenable RWW-section again. We need this if we want to jump back
95 // to the application after bootloading.
96
97 boot_rww_enable ();
98
99 // Re-enable interrupts (if they were ever enabled).
100
101 SREG = sreg;
102 }\endcode */
103
104 #include <avr/eeprom.h>
105 #include <avr/io.h>
106 #include <inttypes.h>
107 #include <limits.h>
108
109 /* Check for SPM Control Register in processor. */
110 #if defined (SPMCSR)
111 # define __SPM_REG SPMCSR
112 #elif defined (SPMCR)
113 # define __SPM_REG SPMCR
114 #else
115 # error AVR processor does not provide bootloader support!
116 #endif
117
118
119 /* Check for SPM Enable bit. */
120 #if defined(SPMEN)
121 # define __SPM_ENABLE SPMEN
122 #elif defined(SELFPRGEN)
123 # define __SPM_ENABLE SELFPRGEN
124 #else
125 # error Cannot find SPM Enable bit definition!
126 #endif
127
128 /** \ingroup avr_boot
129 \def BOOTLOADER_SECTION
130
131 Used to declare a function or variable to be placed into a
132 new section called .bootloader. This section and its contents
133 can then be relocated to any address (such as the bootloader
134 NRWW area) at link-time. */
135
136 #define BOOTLOADER_SECTION __attribute__ ((section (".bootloader")))
137
138 /* Create common bit definitions. */
139 #ifdef ASB
140 #define __COMMON_ASB ASB
141 #else
142 #define __COMMON_ASB RWWSB
143 #endif
144
145 #ifdef ASRE
146 #define __COMMON_ASRE ASRE
147 #else
148 #define __COMMON_ASRE RWWSRE
149 #endif
150
151 /* Define the bit positions of the Boot Lock Bits. */
152
153 #define BLB12 5
154 #define BLB11 4
155 #define BLB02 3
156 #define BLB01 2
157
158 /** \ingroup avr_boot
159 \def boot_spm_interrupt_enable()
160 Enable the SPM interrupt. */
161
162 #define boot_spm_interrupt_enable() (__SPM_REG |= (uint8_t)_BV(SPMIE))
163
164 /** \ingroup avr_boot
165 \def boot_spm_interrupt_disable()
166 Disable the SPM interrupt. */
167
168 #define boot_spm_interrupt_disable() (__SPM_REG &= (uint8_t)~_BV(SPMIE))
169
170 /** \ingroup avr_boot
171 \def boot_is_spm_interrupt()
172 Check if the SPM interrupt is enabled. */
173
174 #define boot_is_spm_interrupt() (__SPM_REG & (uint8_t)_BV(SPMIE))
175
176 /** \ingroup avr_boot
177 \def boot_rww_busy()
178 Check if the RWW section is busy. */
179
180 #define boot_rww_busy() (__SPM_REG & (uint8_t)_BV(__COMMON_ASB))
181
182 /** \ingroup avr_boot
183 \def boot_spm_busy()
184 Check if the SPM instruction is busy. */
185
186 #define boot_spm_busy() (__SPM_REG & (uint8_t)_BV(__SPM_ENABLE))
187
188 /** \ingroup avr_boot
189 \def boot_spm_busy_wait()
190 Wait while the SPM instruction is busy. */
191
192 #define boot_spm_busy_wait() do{}while(boot_spm_busy())
193
194 #define __BOOT_PAGE_ERASE (_BV(__SPM_ENABLE) | _BV(PGERS))
195 #define __BOOT_PAGE_WRITE (_BV(__SPM_ENABLE) | _BV(PGWRT))
196 #define __BOOT_PAGE_FILL _BV(__SPM_ENABLE)
197 #define __BOOT_RWW_ENABLE (_BV(__SPM_ENABLE) | _BV(__COMMON_ASRE))
198 #if defined(BLBSET)
199 #define __BOOT_LOCK_BITS_SET (_BV(__SPM_ENABLE) | _BV(BLBSET))
200 #elif defined(RFLB) /* Some devices have RFLB defined instead of BLBSET. */
201 #define __BOOT_LOCK_BITS_SET (_BV(__SPM_ENABLE) | _BV(RFLB))
202 #endif
203
204 #define __boot_page_fill_normal(address, data) \
205 (__extension__({ \
206 __asm__ __volatile__ \
207 ( \
208 "movw r0, %3\n\t" \
209 "sts %0, %1\n\t" \
210 "spm\n\t" \
211 "clr r1\n\t" \
212 : \
213 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
214 "r" ((uint8_t)(__BOOT_PAGE_FILL)), \
215 "z" ((uint16_t)(address)), \
216 "r" ((uint16_t)(data)) \
217 : "r0" \
218 ); \
219 }))
220
221 #define __boot_page_fill_alternate(address, data)\
222 (__extension__({ \
223 __asm__ __volatile__ \
224 ( \
225 "movw r0, %3\n\t" \
226 "sts %0, %1\n\t" \
227 "spm\n\t" \
228 ".word 0xffff\n\t" \
229 "nop\n\t" \
230 "clr r1\n\t" \
231 : \
232 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
233 "r" ((uint8_t)(__BOOT_PAGE_FILL)), \
234 "z" ((uint16_t)(address)), \
235 "r" ((uint16_t)(data)) \
236 : "r0" \
237 ); \
238 }))
239
240 #define __boot_page_fill_extended(address, data) \
241 (__extension__({ \
242 __asm__ __volatile__ \
243 ( \
244 "movw r0, %4\n\t" \
245 "movw r30, %A3\n\t" \
246 "sts %1, %C3\n\t" \
247 "sts %0, %2\n\t" \
248 "spm\n\t" \
249 "clr r1\n\t" \
250 : \
251 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
252 "i" (_SFR_MEM_ADDR(RAMPZ)), \
253 "r" ((uint8_t)(__BOOT_PAGE_FILL)), \
254 "r" ((uint32_t)(address)), \
255 "r" ((uint16_t)(data)) \
256 : "r0", "r30", "r31" \
257 ); \
258 }))
259
260 #define __boot_page_erase_normal(address) \
261 (__extension__({ \
262 __asm__ __volatile__ \
263 ( \
264 "sts %0, %1\n\t" \
265 "spm\n\t" \
266 : \
267 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
268 "r" ((uint8_t)(__BOOT_PAGE_ERASE)), \
269 "z" ((uint16_t)(address)) \
270 ); \
271 }))
272
273 #define __boot_page_erase_alternate(address) \
274 (__extension__({ \
275 __asm__ __volatile__ \
276 ( \
277 "sts %0, %1\n\t" \
278 "spm\n\t" \
279 ".word 0xffff\n\t" \
280 "nop\n\t" \
281 : \
282 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
283 "r" ((uint8_t)(__BOOT_PAGE_ERASE)), \
284 "z" ((uint16_t)(address)) \
285 ); \
286 }))
287
288 #define __boot_page_erase_extended(address) \
289 (__extension__({ \
290 __asm__ __volatile__ \
291 ( \
292 "movw r30, %A3\n\t" \
293 "sts %1, %C3\n\t" \
294 "sts %0, %2\n\t" \
295 "spm\n\t" \
296 : \
297 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
298 "i" (_SFR_MEM_ADDR(RAMPZ)), \
299 "r" ((uint8_t)(__BOOT_PAGE_ERASE)), \
300 "r" ((uint32_t)(address)) \
301 : "r30", "r31" \
302 ); \
303 }))
304
305 #define __boot_page_write_normal(address) \
306 (__extension__({ \
307 __asm__ __volatile__ \
308 ( \
309 "sts %0, %1\n\t" \
310 "spm\n\t" \
311 : \
312 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
313 "r" ((uint8_t)(__BOOT_PAGE_WRITE)), \
314 "z" ((uint16_t)(address)) \
315 ); \
316 }))
317
318 #define __boot_page_write_alternate(address) \
319 (__extension__({ \
320 __asm__ __volatile__ \
321 ( \
322 "sts %0, %1\n\t" \
323 "spm\n\t" \
324 ".word 0xffff\n\t" \
325 "nop\n\t" \
326 : \
327 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
328 "r" ((uint8_t)(__BOOT_PAGE_WRITE)), \
329 "z" ((uint16_t)(address)) \
330 ); \
331 }))
332
333 #define __boot_page_write_extended(address) \
334 (__extension__({ \
335 __asm__ __volatile__ \
336 ( \
337 "movw r30, %A3\n\t" \
338 "sts %1, %C3\n\t" \
339 "sts %0, %2\n\t" \
340 "spm\n\t" \
341 : \
342 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
343 "i" (_SFR_MEM_ADDR(RAMPZ)), \
344 "r" ((uint8_t)(__BOOT_PAGE_WRITE)), \
345 "r" ((uint32_t)(address)) \
346 : "r30", "r31" \
347 ); \
348 }))
349
350 #define __boot_rww_enable() \
351 (__extension__({ \
352 __asm__ __volatile__ \
353 ( \
354 "sts %0, %1\n\t" \
355 "spm\n\t" \
356 : \
357 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
358 "r" ((uint8_t)(__BOOT_RWW_ENABLE)) \
359 ); \
360 }))
361
362 #define __boot_rww_enable_alternate() \
363 (__extension__({ \
364 __asm__ __volatile__ \
365 ( \
366 "sts %0, %1\n\t" \
367 "spm\n\t" \
368 ".word 0xffff\n\t" \
369 "nop\n\t" \
370 : \
371 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
372 "r" ((uint8_t)(__BOOT_RWW_ENABLE)) \
373 ); \
374 }))
375
376 /* From the mega16/mega128 data sheets (maybe others):
377
378 Bits by SPM To set the Boot Loader Lock bits, write the desired data to
379 R0, write "X0001001" to SPMCR and execute SPM within four clock cycles
380 after writing SPMCR. The only accessible Lock bits are the Boot Lock bits
381 that may prevent the Application and Boot Loader section from any
382 software update by the MCU.
383
384 If bits 5..2 in R0 are cleared (zero), the corresponding Boot Lock bit
385 will be programmed if an SPM instruction is executed within four cycles
386 after BLBSET and SPMEN (or SELFPRGEN) are set in SPMCR. The Z-pointer is
387 don't care during this operation, but for future compatibility it is
388 recommended to load the Z-pointer with $0001 (same as used for reading the
389 Lock bits). For future compatibility It is also recommended to set bits 7,
390 6, 1, and 0 in R0 to 1 when writing the Lock bits. When programming the
391 Lock bits the entire Flash can be read during the operation. */
392
393 #define __boot_lock_bits_set(lock_bits) \
394 (__extension__({ \
395 uint8_t value = (uint8_t)(~(lock_bits)); \
396 __asm__ __volatile__ \
397 ( \
398 "ldi r30, 1\n\t" \
399 "ldi r31, 0\n\t" \
400 "mov r0, %2\n\t" \
401 "sts %0, %1\n\t" \
402 "spm\n\t" \
403 : \
404 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
405 "r" ((uint8_t)(__BOOT_LOCK_BITS_SET)), \
406 "r" (value) \
407 : "r0", "r30", "r31" \
408 ); \
409 }))
410
411 #define __boot_lock_bits_set_alternate(lock_bits) \
412 (__extension__({ \
413 uint8_t value = (uint8_t)(~(lock_bits)); \
414 __asm__ __volatile__ \
415 ( \
416 "ldi r30, 1\n\t" \
417 "ldi r31, 0\n\t" \
418 "mov r0, %2\n\t" \
419 "sts %0, %1\n\t" \
420 "spm\n\t" \
421 ".word 0xffff\n\t" \
422 "nop\n\t" \
423 : \
424 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
425 "r" ((uint8_t)(__BOOT_LOCK_BITS_SET)), \
426 "r" (value) \
427 : "r0", "r30", "r31" \
428 ); \
429 }))
430
431 /*
432 Reading lock and fuse bits:
433
434 Similarly to writing the lock bits above, set BLBSET and SPMEN (or
435 SELFPRGEN) bits in __SPMREG, and then (within four clock cycles) issue an
436 LPM instruction.
437
438 Z address: contents:
439 0x0000 low fuse bits
440 0x0001 lock bits
441 0x0002 extended fuse bits
442 0x0003 high fuse bits
443
444 Sounds confusing, doesn't it?
445
446 Unlike the macros in pgmspace.h, no need to care for non-enhanced
447 cores here as these old cores do not provide SPM support anyway.
448 */
449
450 /** \ingroup avr_boot
451 \def GET_LOW_FUSE_BITS
452 address to read the low fuse bits, using boot_lock_fuse_bits_get
453 */
454 #define GET_LOW_FUSE_BITS (0x0000)
455 /** \ingroup avr_boot
456 \def GET_LOCK_BITS
457 address to read the lock bits, using boot_lock_fuse_bits_get
458 */
459 #define GET_LOCK_BITS (0x0001)
460 /** \ingroup avr_boot
461 \def GET_EXTENDED_FUSE_BITS
462 address to read the extended fuse bits, using boot_lock_fuse_bits_get
463 */
464 #define GET_EXTENDED_FUSE_BITS (0x0002)
465 /** \ingroup avr_boot
466 \def GET_HIGH_FUSE_BITS
467 address to read the high fuse bits, using boot_lock_fuse_bits_get
468 */
469 #define GET_HIGH_FUSE_BITS (0x0003)
470
471 /** \ingroup avr_boot
472 \def boot_lock_fuse_bits_get(address)
473
474 Read the lock or fuse bits at \c address.
475
476 Parameter \c address can be any of GET_LOW_FUSE_BITS,
477 GET_LOCK_BITS, GET_EXTENDED_FUSE_BITS, or GET_HIGH_FUSE_BITS.
478
479 \note The lock and fuse bits returned are the physical values,
480 i.e. a bit returned as 0 means the corresponding fuse or lock bit
481 is programmed.
482 */
483 #define boot_lock_fuse_bits_get(address) \
484 (__extension__({ \
485 uint8_t __result; \
486 __asm__ __volatile__ \
487 ( \
488 "sts %1, %2\n\t" \
489 "lpm %0, Z\n\t" \
490 : "=r" (__result) \
491 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
492 "r" ((uint8_t)(__BOOT_LOCK_BITS_SET)), \
493 "z" ((uint16_t)(address)) \
494 ); \
495 __result; \
496 }))
497
498 /** \ingroup avr_boot
499 \def boot_signature_byte_get(address)
500
501 Read the Signature Row byte at \c address. For some MCU types,
502 this function can also retrieve the factory-stored oscillator
503 calibration bytes.
504
505 Parameter \c address can be 0-0x1f as documented by the datasheet.
506 \note The values are MCU type dependent.
507 */
508
509 #define __BOOT_SIGROW_READ (_BV(__SPM_ENABLE) | _BV(SIGRD))
510
511 #define boot_signature_byte_get(addr) \
512 (__extension__({ \
513 uint8_t __result; \
514 __asm__ __volatile__ \
515 ( \
516 "sts %1, %2\n\t" \
517 "lpm %0, Z" "\n\t" \
518 : "=r" (__result) \
519 : "i" (_SFR_MEM_ADDR(__SPM_REG)), \
520 "r" ((uint8_t)(__BOOT_SIGROW_READ)), \
521 "z" ((uint16_t)(addr)) \
522 ); \
523 __result; \
524 }))
525
526 /** \ingroup avr_boot
527 \def boot_page_fill(address, data)
528
529 Fill the bootloader temporary page buffer for flash
530 address with data word.
531
532 \note The address is a byte address. The data is a word. The AVR
533 writes data to the buffer a word at a time, but addresses the buffer
534 per byte! So, increment your address by 2 between calls, and send 2
535 data bytes in a word format! The LSB of the data is written to the lower
536 address; the MSB of the data is written to the higher address.*/
537
538 /** \ingroup avr_boot
539 \def boot_page_erase(address)
540
541 Erase the flash page that contains address.
542
543 \note address is a byte address in flash, not a word address. */
544
545 /** \ingroup avr_boot
546 \def boot_page_write(address)
547
548 Write the bootloader temporary page buffer
549 to flash page that contains address.
550
551 \note address is a byte address in flash, not a word address. */
552
553 /** \ingroup avr_boot
554 \def boot_rww_enable()
555
556 Enable the Read-While-Write memory section. */
557
558 /** \ingroup avr_boot
559 \def boot_lock_bits_set(lock_bits)
560
561 Set the bootloader lock bits.
562
563 \param lock_bits A mask of which Boot Loader Lock Bits to set.
564
565 \note In this context, a 'set bit' will be written to a zero value.
566 Note also that only BLBxx bits can be programmed by this command.
567
568 For example, to disallow the SPM instruction from writing to the Boot
569 Loader memory section of flash, you would use this macro as such:
570
571 \code
572 boot_lock_bits_set (_BV (BLB11));
573 \endcode
574
575 \note Like any lock bits, the Boot Loader Lock Bits, once set,
576 cannot be cleared again except by a chip erase which will in turn
577 also erase the boot loader itself. */
578
579 /* Normal versions of the macros use 16-bit addresses.
580 Extended versions of the macros use 32-bit addresses.
581 Alternate versions of the macros use 16-bit addresses and require special
582 instruction sequences after LPM.
583
584 FLASHEND is defined in the ioXXXX.h file.
585 USHRT_MAX is defined in <limits.h>. */
586
587 #if defined(__AVR_ATmega161__) || defined(__AVR_ATmega163__) \
588 || defined(__AVR_ATmega323__)
589
590 /* Alternate: ATmega161/163/323 and 16 bit address */
591 #define boot_page_fill(address, data) __boot_page_fill_alternate(address, data)
592 #define boot_page_erase(address) __boot_page_erase_alternate(address)
593 #define boot_page_write(address) __boot_page_write_alternate(address)
594 #define boot_rww_enable() __boot_rww_enable_alternate()
595 #define boot_lock_bits_set(lock_bits) __boot_lock_bits_set_alternate(lock_bits)
596
597 #elif (FLASHEND > USHRT_MAX)
598
599 /* Extended: >16 bit address */
600 #define boot_page_fill(address, data) __boot_page_fill_extended(address, data)
601 #define boot_page_erase(address) __boot_page_erase_extended(address)
602 #define boot_page_write(address) __boot_page_write_extended(address)
603 #define boot_rww_enable() __boot_rww_enable()
604 #define boot_lock_bits_set(lock_bits) __boot_lock_bits_set(lock_bits)
605
606 #else
607
608 /* Normal: 16 bit address */
609 #define boot_page_fill(address, data) __boot_page_fill_normal(address, data)
610 #define boot_page_erase(address) __boot_page_erase_normal(address)
611 #define boot_page_write(address) __boot_page_write_normal(address)
612 #define boot_rww_enable() __boot_rww_enable()
613 #define boot_lock_bits_set(lock_bits) __boot_lock_bits_set(lock_bits)
614
615 #endif
616
617 /** \ingroup avr_boot
618
619 Same as boot_page_fill() except it waits for eeprom and spm operations to
620 complete before filling the page. */
621
622 #define boot_page_fill_safe(address, data) \
623 do { \
624 boot_spm_busy_wait(); \
625 eeprom_busy_wait(); \
626 boot_page_fill(address, data); \
627 } while (0)
628
629 /** \ingroup avr_boot
630
631 Same as boot_page_erase() except it waits for eeprom and spm operations to
632 complete before erasing the page. */
633
634 #define boot_page_erase_safe(address) \
635 do { \
636 boot_spm_busy_wait(); \
637 eeprom_busy_wait(); \
638 boot_page_erase (address); \
639 } while (0)
640
641 /** \ingroup avr_boot
642
643 Same as boot_page_write() except it waits for eeprom and spm operations to
644 complete before writing the page. */
645
646 #define boot_page_write_safe(address) \
647 do { \
648 boot_spm_busy_wait(); \
649 eeprom_busy_wait(); \
650 boot_page_write (address); \
651 } while (0)
652
653 /** \ingroup avr_boot
654
655 Same as boot_rww_enable() except waits for eeprom and spm operations to
656 complete before enabling the RWW mameory. */
657
658 #define boot_rww_enable_safe() \
659 do { \
660 boot_spm_busy_wait(); \
661 eeprom_busy_wait(); \
662 boot_rww_enable(); \
663 } while (0)
664
665 /** \ingroup avr_boot
666
667 Same as boot_lock_bits_set() except waits for eeprom and spm operations to
668 complete before setting the lock bits. */
669
670 #define boot_lock_bits_set_safe(lock_bits) \
671 do { \
672 boot_spm_busy_wait(); \
673 eeprom_busy_wait(); \
674 boot_lock_bits_set (lock_bits); \
675 } while (0)
676
677 #endif /* _AVR_BOOT_H_ */

Automatically generated by Doxygen 1.8.1.1 on Fri Aug 17 2012.