


SLS(1ICD)		     2/26/85			SLS(1ICD)



NNNNAAAAMMMMEEEE
     sls - switch-level simulation program

SSSSYYYYNNNNOOOOPPPPSSSSIIIISSSS
     ssssllllssss [-mnv] cell commandfile

OOOOPPPPTTTTIIIIOOOONNNNSSSS
     The following options can be specified:

     ----mmmm   When the monitoring option is given the program will
	  print run time statistics in a file called "sls.mon".

     ----nnnn   Do not run the network expansion program _s_l_s__e_x_p before
	  simulation.

     ----vvvv   Print information about actions taken by the program.

DDDDEEEESSSSCCCCRRRRIIIIPPPPTTTTIIIIOOOONNNN
     _S_l_s is a switch-level simulator, which can simulate the log-
     ical and timing behavior of digital MOS circuits.	The cir-
     cuit to be simulated can be described at transistor level,
     gate level and functional level.

     The invocation of _s_l_s requires two program arguments.

     - _c_e_l_l.	     This name specifies the network to be simu-
		     lated.

     - _c_o_m_m_a_n_d_f_i_l_e.  This file must contain the input signals for
		     the network and the commands that control
		     the simulation and specify the output for-
		     mat.

     In order to simulate a particular cell, a binary format file
     has to be present for this cell in the database.  Default,
     sls first calls the network expansion program _s_l_s__e_x_p to
     generate such a format binary file.

     The _s_l_s program will generate a file called "_c_e_l_l.out",
     which contains the simulation results in readable format.
     Another output file, "_c_e_l_l.res", will contain descriptions
     of the output signals that can be used as input for a post
     processor (e.g. _l_p_s_i_g, _s_i_m_e_y_e or _s_l_s_m_e_n_u).

EEEEXXXXAAAAMMMMPPPPLLLLEEEESSSS
     $ sls latch latch.cmd

AAAAUUUUTTTTHHHHOOOORRRRSSSS
     A.J. van Genderen, A.C. de Graaf

FFFFIIIILLLLEEEESSSS
     _c_e_l_l.out	       output file



		   The Nelsis IC Design System			1






SLS(1ICD)		     2/26/85			SLS(1ICD)



     _c_e_l_l.res	       output file
     _c_e_l_l.plt	       (opt.) output file
     _c_e_l_l.dis	       (opt.) output file
     sls.mon	       (opt.) output file

SSSSEEEEEEEE AAAALLLLSSSSOOOO
     A.C. de Graaf, A.J. van Genderen, "SLS: Switch-Level Simula-
     tor User's Manual", Delft University of Technology.
     O. Hol, "FUNC_MKDB: Function Blocks in SLS, User's Manual",
     Delft University of Technology.
     lpsig(1ICD), sls_exp(1ICD), sls_mkdb(1ICD), func_mkdb(1ICD),
     simeye(1ICD), slsmenu(1ICD).











































2		   The Nelsis IC Design System



